Use of short-loop electrical measurements for yield improvement by Crid Yu et al.
1 so IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 8, NO. 2 ,  MAY 1995 
Use of Short-Loop Electrical 
Measurements for Yield Improvement 
Crid Yu, Member, IEEE, Tinaung (Daniel) Maung, Costas J. Spanos, Member, IEEE, 
Duane S. Boning, Member, IEEE, James E .  Chung, Member, IEEE, Hua-yu Liu, 
Keh-Jeng Chang, Member, IEEE, and Dirk J. Bartelink, Member, IEEE 
Abstract-Modern submicron processes are more sensitive to 
both random and systematic wafer-level process variation than 
ever before. Given the dimensional control limitations of new 
technologies, the amount of wafer-to-wafer and within wafer 
nonuniformity of many steps is becoming a significant fraction 
of the total error budget, which already includes the usual 
step-to-step allocations. However, a significant portion of the 
total observed variability is systematic in nature. Accordingly, 
particle defects may not continue to dominate parametric yield 
loss without improved understanding of parametric variations. 
In this paper, we demonstrate the use of short-loop electrical 
metrology to carefully characterize and decouple wafer-level 
variability of several critical processing steps. More specifically, 
we present our method and give results obtained from variability 
analyses for lithography critical dimension (CD) and inter-level 
dielectric (ILD) thickness control. Using statistically designed 
experiments and dedicated test structures, the main factors af- 
fecting dielectric thickness variability has been identified. The 
systematic variability from a wafer stepper has been extracted 
using a physically based statistical data filter. Once isolated, 
the deterministic variability can be modeled and controlled to 
enhance process and circuit design for manufacturability (DFM). 
We hope that in the future this work will he coupled with novel 
DFM-oriented CAD tools that encapsulate this information in a 
fashion that makes it useful to process and circuit designers. 
I. INTRODUCTION 
N deep-submicron process technology, more than with I previous generations, difficulties are encountered in main- 
taining process uniformity and adjusting for more deeply 
confounded interactions between processing steps. Yield loss 
from parametric causes will, therefore, rise to the level of 
particle defects unless process margins are characterized to a 
higher degree than available today. Time-to-market pressures, 
moreover, require a high degree of initial flexibility in a pilot- 
line facility, while the ultimate transformation of successful 
products to commodity status demands a smooth transition 
to low-cost manufacturing methods [ l ] .  It has been observed 
that yield loss in new products is primarily due to parametric 
problems resulting in systematic failures [2]. Therefore, a 
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significant part of yield learning is spent in bringing process 
parameters under control and to increase the process margins. 
Together, these issues are moving semiconductor manufactur- 
ing toward increased use of data-driven computer modeling 
of the manufacturing process. We propose a methodology 
to systematically characterize process margins during process 
development. In this way, a process margin database will 
already exist by the time of technology transfer. In essence, 
this methodology is equivalent to advanced parametric yield 
learning during process development, which allows a higher 
starting point on the yield learning curve during production. 
Ultimately, this methodology may provide the needed input 
parameters for CAD models that will be used for designing 
manufacturable processes and circuits. 
Manufacturing margin is based directly on the distribution 
or profile of the population of process parameters samples. 
Therefore, the metrology available in margin characterization 
is limited to those which can make the large number of mea- 
surements necessary to estimate process parameter profiles. 
Furthermore, there are many components to a given process 
parameter profile. Often, systematic variability is observed 
by the macroscopic “signature” or the repeatable pattern 
of variation of a piece of processing equipment over the 
physical process space of a wafer, a die, or a batch of wafers. 
Microscopically on a wafer, systematic variation can be caused 
by localized perturbations induced by neighboring patterns 
and structures. Examples of this are optical proximity effects 
in lithography and microloading in plasma etch. Systematic 
variation is deterministic in nature. That is, the observed 
variability has a physical cause and can be manipulated by 
changing the equipment settings or even the equipment design 
itself. Both systematic and random variation can occur over 
the range of the physical process space: within the die, within 
the wafer, wafer-to-wafer, and lot-to-lot. The margin charac- 
terization methodology proposed would therefore characterize 
both systematic and random variability associated with process 
parameters. 
The nature of a fully integrated IC process is that there are 
many control loops that must be maintained in their tolerance 
range to assure yield. A hierarchy of loops exists that ranges 
from the process chamber, through unit processes, to process 
integration and the issuing of design rules [l]. Each level 
demands its own control methods. Significantly, the number of 
electrically measurable effects that characterize the control of 
a process decreases at the higher levels of the hierarchy; i.e., 
when devices and wires are completed effects from several 
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process steps combine together. Yet it is only electrical test 
of such structures that can economically provide the statisti- 
cally significant data for margin determination and parametric 
yield improvement. Thus, the many control parameters at the 
equipment-chamber level must be extracted from the relatively 
fewer measurable parameters available from test structures. 
Methods for decoupling the combinations of parameters must 
be developed. 
11. STATISTICAL METROLOGY 
Metrology used in VLSI processing, such as SEM and 
TEM, often give very precise measurements of a sample 
whose place in the distribution of all samples is not easily 
determined. However, in order to obtain information about 
the profile of the distribution being sampled, large amounts of 
data must be collected. In many cases, the cost of making these 
measurements becomes prohibitively high. From electrical 
test, statistically significant data can be obtained from electrical 
test structures, such as, for example, linewidth measurements. 
Several authors have implemented systematic electrical test 
methodologies for process characterization [3]-[5]. Currently, 
no other analytical method has sufficient ease in obtaining and 
storing data. 
Electrical characterization can be automated to collect a 
large number of samples so the profile of samples can easily be 
determined. Ideally, if it were possible to measure structures 
made from one particular process step electrically one would 
be able to determine from the profile of samples the exact 
spread or error introduced by that process step. However 
electrically testable structures must be fabricated through 
several steps in a process sequence, so that even so called 
“short-loop’’ structures must go through at least three process 
modules: film deposition, lithographic patterning, and etching. 
Thus, the data collected is a summation of all the process 
noise sources that play a part in the measured function. 
Because this summation provides at best a confounded sum, 
statistical techniques must be used to analyze this information 
to derive the individual error contributions from the process 
steps. Therefore, the test structures must be as simple as 
possible. Even then, it is possible to derive low level physical 
process characteristics only with subsequent decomposition of 
the collected raw data into individual error sources. 
The Failure Mode Effects Analysis (FMEA) procedures 
commonly used with yield monitors can be used for the 
short loops as well, although their emphasis will need to 
be shifted toward process parametrics. Such calibration of a 
particular fabrication facility by means of regularly applied 
standard methods is important since it can serve to calibrate 
the Technology CAD (TCAD) tools that form the foundation 
of design optimization. 
The short-loop process-flow method proposed herein for 
wider application to process technology development consists 
of the following steps: 
I )  Structures are chosen to optimize sensitivities to all 
important control margins. The mask design will ac- 
commodate test structure placement to characterize both 
systematic and random variability. 
2) Process flow is selected to include as few operations 
as possible. Some process splits may be included, but 
ideally only a standard process is used. 
3) Electrical test is performed on a parametric tester. 
4) The raw data is analyzed, and through both statistical 
and physical interpretation, decomposed into error com- 
ponents contributed by each process step and processing 
equipment. 
5) TCAD simulation is performed on the detailed structures 
in order to confirm the physical model used in data 
analysis. 
Although it is possible with current tools to demonstrate 
isolated parts of this procedure, a well integrated methodology 
has yet to be developed. The design of the test structures 
is intimately related to the aspects of process variability one 
seeks to identify. The layout of the test structure itself should 
be guided by principles of formal experimental design. In 
Section 111, we present the design, implementation, and results 
of an experiment in which statistical metrology is applied 
to characterize interlevel dielectric thickness variability. This 
is in contrast to conventional process development wherein 
only process parameter combinations (lot or wafer splits) are 
defined by an experimental plan. The distinguishing charac- 
teristic of our statistical metrology approach is that process 
margins are explored systematically by assuring, through a 
dedicated test structure if possible, that there is an appreciable 
process noise signature corresponding to each confounded 
variation. It forms a natural extension of conventional practice 
in process development by adding a higher level of experiment 
design, statistical interpretation, and the necessary computer 
aids for analysis. We demonstrate, using statistical metrol- 
ogy concepts, the decomposition of polysilicon gate length 
critical dimension (CD) variability using a physically based 
statistical filter to isolate the error contribution from specific 
process equipment. In two examples, results from this filter 
are applied to enhance both process and circuit design for 
manufacturability . 
111. STATISTICAL METROLOGY EXAMPLES 
The concepts of statistical metrology were explored for 
two key processes: interlevel dielectric planarization, and 
polysilicon gate patterning. In both cases, the use of elec- 
trical test measurements, short flow processes, and statistical 
experimental design and analysis methods are presented. 
A. Interlevel Dielectric Variability Analysis 
Using Electrical Measurements 
The elements of statistical metrology are being developed 
and applied to multilevel interconnect technology, specifically 
in characterizing planarization processes such as Chemical 
Mechanical Polishing (CMP), Spin On Glass (SOG), and 
borophosphosilicate glass (BPSG) reflow. Circuit performance 
is increasingly limited by back end of the line (BEOL) pro- 
cessing, including etching, gap filling, and planarization. A key 
parameter in circuit design is the parasitic capacitance between 
lines in multiple interconnect layers. Not only is the nominal 
value of such capacitance important, but the uncertainty in 
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polysilicon lines 
Fig. 1. Interlevel dielectric thickness to be estimated via electrical measure- 
ments, illustrated for ILD dependence on density of underlying conductor 
lines. 
such capacitance introduced by structural variation can have 
a direct negative impact on critical circuit parameters (e.g., 
signal skew in nominally identical clock lines). 
The parameter of interest in this first study is the variation in 
the dielectric thickness between lines in the underlying layer 
and the overlying layer, as illustrated in Fig. 1. While other 
parameters may also be of interest (e.g., the ILD thickness over 
unpatterned regions; the specifics of the geometry such as the 
radius of curvature of the dielectric around patterned features), 
the conductor-to-conductor ILD thickness has received most 
attention, since this has the most significant impact on final 
interconnect capacitance. We exercise the statistical metrology 
methodology described above to quantify the effectiveness and 
uniformity of planarizing ILD processes. Specifically, we de- 
scribe: l )  electrical test structures to acquire the volume of data 
necessary, 2) the statistical design of experiments to identify 
variation sources, and 3) the coupling to numerical TCAD 
tools to convert electrical measurements to ILD thickness 
information. 
I )  Test Structures: We use both electrical capacitance and 
line resistance measurements of test structures fabricated using 
a short flow process to infer ILD thickness information. The 
basic structure is a capacitor, where the underlying electrode 
is a contacted, edge connected conductor grating of various 
dimensions and patterns, and the top electrode is a large area 
conductor plate covering the entire test structure. In the present 
experiments the materials system is specific to polysilicon 
and BPSG dielectric reflow, but the principles apply also to 
metal and CMP or other planarization approaches as well as 
more aggressive feature sizes. A top-down view of the test 
structure (with the top metal electrode removed) is shown in 
Fig. 2. 
The test structure is designed to assess the impact of a set of 
possible factors on the ILD thickness. The layout factors exam- 
ined using the test structure of Fig. 2 include the finger width, 
the spacing between fingers, the rotation angle of the fingers 
(vertical or horizontal), the number of fingers, the finger length, 
and lastly the presence of an interaction ring. This last factor 
is to identify the distance over which structural processing 
interactions may take place, and complements the assessment 
of near-neighbor interactions arising between fingers. 
2) Experimental Design and Test Structure Layout: A two 
step experimental design strategy is used. The first step is 
a screening experiment to identify which layout and process 
factors and factor interactions have a significant impact on ILD 
I 
11- Interaction Ring T 
Fig. 2. 
experimental design. 
Top view of capacitor test structure identifying layout factors in 
thickness. We are using a 2(6-1) fractional factorial experiment 
in the factors above (where the interaction distance is our half 
fraction). Besides these layout factors, other factors include 
the location of the test structure within the die and within the 
wafer, and process parameters in a process split. Based on 
the analysis of this experiment, the second step could be a 
multilevel design to more accurately quantify and model the 
important contributions to variability. 
The screening experiment uses two levels of each factor: 
finger widths are 1.5 and 5.0 pm, finger spacings are 2 and 4 
pm, finger lengths are 200 and 350 pm, the number of fingers 
are 50 and 100, rotations are horizontal and vertical, and an 
interaction ring is present at 10 pm or absent. This design 
gives rise to 32 unique combinations of the layout factors and 
thus 32 different test structures. Within each 1 cm x l  1 cm 
die, these test structures are replicated (and randomized) three 
times as shown in Fig. 3. 
Because the short flow requires patterning, an important 
issue is the variability in linewidth [6]. An understanding 
of polysilicon linewidth variation is critical to decoupling 
this from the variation due to ILD thickness variation, as 
both poly linewidth and ILD thickness have a first order 
effect on test structure capacitance. To ensure that we can 
decouple these effects, we have located poly line resistance 
test structures (interior to the probe pads in the subdie of 
Fig. 4) with the same linewidth and spacing physically near to 
its corresponding capacitor test structure. This measurement 
enables us to convert capacitance measurements into ILD 
thickness. While this method decouples the poly linewidth 
variation from the ILD thickness assessment, poly linewidth 
variation remains a critical concern. 
3) Process Flow: In this paper, we report findings from 
a study of ILD planarization using dielectric layer reflow. 
The planarization process used in this study consists of a 
BPSG dielectric between polysilicon and metal 1 layers. The 
process sequence is 5000 A field oxide growth, 7000 A 
polysilicon deposition and POCL doping, polysilicon pat- 
terning, BPSG deposition at 5000 A or 6000 A, contact 
pattern, metal deposition, and metal patterning. The ILD 
thickness test structures described above can be applied to a 
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Fig. 3. Layout of test die showing replication and location of capacitive ILD thickness test structures. 
range of feature sizes and different planarization technologies, 
including dielectric layer reflow, spin-on glass, resist etchback, 
and chemical-mechanical polish approaches. 
4 )  Electrical Measurement and Thickness Calculation: The 
test structures have been designed to simplify data collection 
via electrical probing and measurement. A key issue is the 
conversion of measured capacitance and poly linewidth into 
ILD thickness. The approach adopted here is to generate 
conversion charts based on 2-D simulation of capacitance [7]. 
The numerical computation of capacitance in these structures 
can be intensive, so that our approach is to precalculate the 
thickness versus capacitance dependence for a set of underly- 
ing linewidths as illustrated in Fig. 5. These conversion tables 
are then used to rapidly convert the electrical measurements 
to ILD thickness following data acquisition. 
5 )  Data Analysis and Results: Measurements were taken 
from 52 die on a split lot of 12 wafers (4 in); 6 wafers 
each were processed at 5000 A and 6000 A BPSG nominal 
deposition thickness. A scatter plot of ILD thickness for each 
die in a representative wafer (at 5000 A BPSG deposition 
thickness) is shown in Fig. 6. The effect of position within 
wafer (the die are counted in a snake pattern) is apparent in 
the cyclical downward trend. The effect of finger width on 
ILD thickness is more clearly seen from the means of all 
1.5 pm and 5.Opm structures on the wafer, shown in Fig. 7. 
The remaining spread within each die in Fig. 6 is due to the 
experimental design layout factors and random variation. 
scale components of this variation require the application 
of techniques discussed in the next example. 
B. Analysis of the Causes of CD Variations 
Using Electrical Measurements 
Although test structures can be sensitized to particular 
sources of variability, all electrically measurable structures 
necessarily include confounded sources of variability from the 
fabrication sequence. Another feature of statistical metrology 
is the use of physically based statistical filters to decouple 
sources of variability. An industrial 0.35 pm polysilicon 
gate patterning sequence was used to explore this concept. 
Metrology results are applied to enhance both process and 
circuit design for manufacturability. Gate length control in 
an IC process is crucial because channel length variations 
strongly impact circuit performance. Furthermore, 'poly CD's 
are the smallest features of an IC process and usually challenge 
existing lithographic and etch technology. Poly CD's must be 
obtained from electrically testable structures that involve a 
minimum of processing steps so that large amounts of data 
can be collected with relatively few sources of variation. 
The sequence of short loop gate patterning processing steps 
includes poly CVD, resist coating, exposure, development, and 
finally gate definition by plasma etching. The emphasis of this 
demonstration is on lithography, but the general method can 
also be applied to other segments of the CMOS process. 
1) Experiment Design: A test mask was designed to gener- 
ate a range of CD structures in various layout configurations Separation and quantification of wafer scale and feature " 
154 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 8, NO. 2, MAY 1995 
Fig. 4. 
(resistive) structures near corresponding capacitive ILD structures. 
Layout of subdie illustrating co-location of polysilicon linewidth 
over the entire space of interest. Five configurations consisting 
of isolated lines, double lines, triple lines (measuring the center 
line), triple lines (measuring the side line), and a nested line 
in 5 lines were created in both X and Y orientations over a 
range of 5 dimensions ranging from 0.25 to 0.45 pm. These 
structures were replicated 36 times within the stepper field 
in a 6 x 6 array and the resulting 2 cm x 2 cm die was 
repeated 24 times over a 6 in wafer. These test structures span 
a continuum over design parameters in gate length and layout 
configuration, as well as over physical space, over the field, 
and over the wafer. Sheet resistance values in proximity to 
the CD structures were used to calculate linewidth so as to 
eliminate the effects of sheet resistance nonuniformities. 
2) Experiment: For demonstration purposes, we do not 
consider the effects of wafer topography or parameters in 
profile control, such as sidewall angle. Gate profile control 
was verified independently by SEM measurements. Although 
large quantities of data are easily collected, resulting CD 
variations include contributions from confounded sources. In 
the past, this has been a shortcoming of short-loop electrical 
measurements. However, taking advantage of the quantity 
and placement of the measurement structures and applying 
statistical and signal-processing techniques, it is possible to 
extract the errors introduced by a particular process tool. In 
this way the observed error can be decomposed into individual 
sources and attributed to specific modules, steps, or equipment. 
3) Data Filtering: In our experiment, the observed error 
can be spatially classified into 4 components, with c denoting 
continuous space signals: 
7E-012 
- 
5 
8 6E-012 
.? 
FL 
d 
5E-012 
4E-012 """ " ' " '  " " " "  " ''"''c' 
0.4 0.5 0.6 0.7 
ILD Thickness (um) 
Fig. 5. 
sured polysilicon linewidth. 
ILD thickness versus measured capacitance, as a function of mea- 
1) The signature of the stepper used to print the CD 
structures over each field is denoted by p c ( z ,  y). 
2) Variation introduced by each stepper exposure, resulting 
in a shift or tilt in the CD values within that stepper 
field is denoted by fc(x,y). 
3) The variability introduced by steps that affect the whole 
wafer during processing, resist spin, develop, poly CVD, 
and poly etch is lumped in w,(z, y). Independent mea- 
surements of film thicknesses indicate that the effect of 
these processes vary gradually over the wafer. 
4) The error in the form of random noise is e N N(0 ,  02). 
The spatial dependence of p , ( z ,  y), w,(z, y), and fc(z, y) 
is stated explicitly by the functional dependence on spatial 
coordinates x and y. We assume the additive nature of the 
error components so that, 
where cd, is the electrically measured CD value after pro- 
cessing. The random component of the error, or "white noise" 
is normally distributed, but has no spatial dependence. Also, 
although p, ,  f,, and w, all vary systematically over the wafer, 
p ,  and fc affect one stepper field per exposure. Thus, p ,  is 
the CD response of the stepper alone and occurs within each 
exposure field only. p is corrupted during stepper operation 
by f , ,  and modulated in other process steps by w,. The error 
components are illustrated in Fig. 8 in one dimension only for 
simplicity of representation. 
We have implemented a scheme for data decomposition to 
isolate the stepper variability pc(x,y) from the rest of the 
error components. Taking advantage of its periodic nature of 
over the wafer, p e ( z ,  y) can be decoupled from other sources 
of variability so that an isolated systematic stepper error can 
be assigned. cd,(z, y) can be represented as a 2-D image. In 
our experiment, this signal is sampled digitally in x and y 
directions with period T, and Ty, respectively, to yield a 2-D 
discrete signal cd(7~ ,  nY), where 
cd(nr, ny) = c d c ( x ,  y)ls=n,T,,y=n,T,, 
n s = 1 , 2 , 3 , . . . ; n y  = 1 , 2 , 3 , . . .  . (2) 
The discrete Fourier transform (DFT) of cd(n,,ny) is 
CD(k,,  ky). DFT's can be quickly computed by fast Fourier 
transform (FFT) algorithms [8]; lowercase variables denote 
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Fig. 6.  Scatter plot of ILD thickness for 6000 k, deposited BPSG wafer, shown as a function of die position 
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Fig. 7. Mean ILD thickness for 6000 8, deposited BPSG wafer, with 
drawn underlying linewidth as a factor. The “1H level corresponds to 5 
pmlinewidth, and the “1L” level to 1.5 pm lower layer linewidth. 
digitally sampled space domain signals, and uppercase 
variables denote that the corresponding signal is a spatial 
frequency domain. 
A data decomposition scheme has been implemented to 
extract the isolated within-field stepper variation from the 
conglomerated wafer data. This is done by filtering the wafer 
CD response signal in spatial frequency domain and then 
reconstructing the filtered portions via the inverse FFT into 
p(n,,n,) and the remainder components lumped in w + 
f + e. In this decomposition scheme, first the raw data is 
P 
hr. * 
E 
Fig. 8. One dimensional illustration of CD variability components. 
transformed to spatial frequency domain as CD( IC,, IC,) by 
FFT. A perfectly periodic signal in space only contains energy 
at the N/n ,  multiples of the sampling frequency 
where Npz and Npy are the numbers of sample points within 
each repetition of the periodic signal, and np.r and npy are the 
numbers of periods of p ( n z ,  n,) in either direction. p(n,, n,) 
is periodic so that in spatial frequency, the domain 
P(k,, k,). = P ( k k ,  IC;,. (4) 
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Filter R(k,,ky) 
cd(n,,n,) - CD(k,,k,) 
FFI‘ 
Fig. 9. 
tion of p (  I ’ .  y) .  
Statistical metrology data decomposition architecture for the extrac- 
A filter can be implemented to select only these harmonics: 
( 5 )  1, I C ,  = Ic ; , IC,  = IC;  c 0, otherwise. R ( k z ,  I C ! / )  = 
Applying this filter on CD(k,, k,) yields: 
which is a purely periodic signal with spatial periodicity of an 
exposure field. The remaining frequency content of C D  is M’ 
and 0-valued at IC; and I C & .  The first term on the right side of (6)  
is the stepper error contribution and is the desired output of this 
decomposition. The next two terms are lumped contributions 
from W and F ,  which degrade the periodic signal P. However, 
the values of the degradation terms can be estimated because 
their frequency spectrum is continuous. Thus, W + F can be 
estimated from M’ by interpolation and can be removed from 
CD‘. In this way, we obtain p from the inverse FIT of the 
estimated P. The data decomposition algorithm is summarized 
in Fig. 9. 
Fig. 10 shows one example of the data extraction applied 
to wafer CD measurements obtained from the poly gate CD 
experiment. Fig. 10(a) shows the 3-D mesh plot of raw data 
cd(n,,n,). After filtering, the components f + ui + e are 
shown in Fig. 10(b). The stepper variability p has been isolated 
and is shown for one period in Fig. lO(c). Note that without 
appropriate grouping of the data by fields and subsequent 
filtering, the entire collection of data points would generate a 
histogram that appears random. However, given some physical 
insights into the causes of the variation, it has been possible 
to isolate some components of the observed variability and 
identify them as systematic, i.e., a deterministic effect having 
a specified origin. This provides us the as of yet discarded 
opportunity to understand, model, and control variations which 
until now we have thought of as random. 
In a manufacturing sequence, all of the process tools in- 
troduce some variation into the product. In this way, each 
tool used along the process sequence attenuates product yield. 
However, systematic variability can be manipulated by chang- 
ing the process operating point, or even by modifying the 
hardware. Therefore, it is possible to determine the response 
surface of the variability of particular process steps to the 
process operating point after appropriate filtering and de- 
composition of the raw data. We show an example in the 
r ,  
cd 
f+w+ 
(C) 
Fig. 10. 3-D mesh plots. (a) Raw CD data over a wafer. (b) Residual wafer 
CD variation f + 111 + c .  (c) Extracted CD variation p (  1 7 . ~ .  n ) within an 
exposure field. Vertical axis obscured to protect manufacturer. Same vertical 
scale for all 3 plots. 
following section in which manufactuability is incorporated 
as an additional criterion to performance response in process 
design. Thus, process manufacturability can be optimized 
by minimizing the systematic variability and the sensitivity 
to random variability. Process variability is also a function 
of the layout of the circuit being manufactured. We show 
that a continuum of process variability versus circuit design 
parameters can be established using statistical metrology to 
facilitate circuit design for manufacturability. 
4)  Statistical Metrology Applied to IC Design for Manu- 
fucturubility: Using statistical metrology principles, we have 
shown that parametric yield loss due to a particular tool can 
be extracted and quantified. Using the previously described 
techniques, we have implemented a filter that decomposes 
the raw electrical CD data and extracts the variability at- 
tributed to the stepper from errors contributed by the rest 
of the fabrication process. This kind of information can be 
used to drive equipment purchases and process design, or 
to facilitate design for manufacturability, as illustrated in the 
next examples. Manufacturability traditionally has not been an 
explicit goal during process development or circuit design and 
is usually left to be addressed in manufacturing. Two examples 
of CD metrology have been chosen to show how the short-loop 
measurement methodology can produce specific and quantified 
results that can be fed to both process and circuit designers to 
allow for manufacturable designs. 
The electrical measurements obtained here span a range 
in gate length and gate configurations. The process designer 
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Fig. 12. 
configurations. 
Manufacturability Metric versus layout gate length for two gate 
over a range of gate lengths, for both double and triple gate 
configurations. Using this information, a designer can take 
quantifiable risks in performance/yield trade-offs. 
(b) 
Fig. 11. (a) Average response surface for linewidth versus exposure dose 
and mask bias. Vertical scale obscured to protect manufacturer. (b) Total wafer 
variance for 3 types of linewidths plotted versus mask bias. Dose was adjusted 
to meet target CD (350 nm) at each bias. 
usually generates a response surface for process centering. 
However, simultaneous optimization of process center and 
process margin is necessary, since we have shown that process 
variability has a significant systematic component and is a 
function of the process operating point. Fig. l l(a) shows the 
response surface of poly CD as a function of mask bias and 
exposure dose. This is an example of a response surface 
characterizing process performance, which is typically the 
center point of the profile of the parameter in question. The 
process calls for 0.35 pm poly gate dimensions, which can 
be achieved by different combinations of these parameters. 
The target CD intersects the response surface as a horizontal 
contour, so that all operating points along this contour will, in 
principle, produce the target gate length. The poly gate length 
variability due to the stepper may be calculated along this same 
contour for all points on a wafer using the data decomposition 
filter. Fig. ll(b) shows the variance for isolated lines and for 
lines in the center and at the sides of a group, each including 
both over the wafer and within the field variations. This figure 
is one form of a process margin response surface which may 
be used in process design to identify an optimum region, as 
shown, in the operating space which simultaneously optimizes 
both center point and spread of a process. 
These manufacturability design curves can also be pro- 
vided in the form of design rules for the circuit designer 
to facilitate circuit design for manufacturability. In circuit 
layout, a designer has a choice over the gate layout topology. 
However, because of lithographic and etching effects, lines in 
the center of a group tend to be narrower than lines at the 
edges. Therefore, lines in groups of three would have more 
variation than groups of two lines. This information can be 
encapsulated and transmitted to the circuit designer in the 
form of margin design curves (Fig. 12). In our example, we 
defined a Manufacturability Metric (MM) proportional to the 
capability or Cp of the process. This metric was calculated 
IV. CONCLUSION 
A significant portion of yield learning is improving process 
control and reducing process variability. Traditionally, a 
greater part of parametric yield improvement is carried out in 
the beginning of the production phase of an IC product. 
However, if process variability can be characterized and 
reduced during process development, yield learning can occur 
concurrently with process development. Parametric yield 
is directly related to both systematic and random process 
variability. Furthermore, process variability is composed of 
error contributions from each step and piece of equipment in 
the fabrication sequence. Thus, to fully characterize process 
variability, one must characterize the variability of each 
process component and the manner in which these errors 
accumulate through successive process steps. 
In order to characterize variability or parameter profiles, 
large amounts of data must be collected spanning sections of 
highly multidimensional process space. This places a severe 
cost constraint on the metrology available and presently leaves 
only electrical test methods. However, electrical structures 
necessarily confound effects from several process steps. Er- 
ror contributions from individual steps can be isolated by 
appropriate test structure and experimental design to amplify a 
particular error signal among a group. To assess ILD thickness 
variability, dedicated test structures and a statistically designed 
experiment were used to identify major factors in the observed 
variability. 
While experimental and test structure design can sensitize 
the metrology to certain noise sources, in most cases the data 
collected will still contain variability from confounded sources. 
As the spatial information is obscured, without an appropriate 
sampling plan and subsequent data filtering, data containing 
confounded sources of systematic variability will appear as 
randomly varying. What has been referred to as random and 
systematic sources of variability are only differentiated by the 
fact that the physical cause of the latter is understood and 
modeled. A significant feature of statistical metrology is the 
combined use of conventional measurement metrology with 
statistical analysis to decouple sources of variability. This is 
158 IEEE TRANS ACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 8, NO. 2, MAY 1995 
a direct reflection of the fact that this methodology samples 
populations and parameter profiles, not just single points. An 
example of this feature is the implementation of a physically 
based statistical filter used to extract CD error due to a stepper 
from confounding error components. From this, we are able to 
characterize the systematic spatial variation of the stepper. In 
this way, statistical filtering and decomposition can be used to 
identify manufacturability bottlenecks. Furthermore, once the 
isolated systematic error signal is observable, experiments can 
be conducted to control the variability. 
The examples of dielectric thickness and poly CD variability 
demonstrate the essential features of statistical metrology 
using short-loop electrical measurements. Significantly more 
experimentation and analysis must be completed before the 
variability associated with a full fabrication sequence can 
be understood. With further development and application, 
the statistical metrology approach described here promises 
improved data collection and analysis methods for decision- 
making in many phases of process development, equipment 
selection, and design for manufacturability. 
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